[FIG. 1]

- 1: THREE-PHASE POWER SOURCE
- 2: INPUT FILTER
- 3: BIDIRECTIONAL SWITCH GROUP
- 4: INPUT POWER VOLTAGE PHASE/MAGNITUDE DETECTOR
- 5: INPUT VOLTAGE VALUE
- 6: INPUT VOLTAGE PHASE
- 7: CONTROLLER
- 8: DRIVE CIRCUIT
- 9: PWM CYCLOCONVERTER CONTROL UNIT
- L1, L2, L3: LOAD

[FIG. 2]

A1: DETAILED DIAGRAM FOR INPUT POWER VOLTAGE PHASE/MAGNITUDE

DETECTOR 4

- A2: POWER VOLTAGE
- 41: INPUT VOLTAGE PHASE DETECTION CIRCUIT
- 42: ARTIFICIAL DC BUS VOLTAGE DETECTION CIRCUIT
- 43: INPUT VOLTAGE EFFECTIVE VALUE DETECTION CIRCUIT
- 44: IDEAL INPUT VOLTAGE CALCULATOR
- 45: INPUT VOLTAGE UPPER AND LOWER LIMIT CALCULATOR
- 46: VOLTAGE VALUE COMPARATOR
- 5: INPUT VOLTAGE VALUE
- 6: INPUT VOLTAGE PHASE

[FIG. 3]

A1: INPUT VOLTAGE

A2: MAXIMUM VALUE AND MINIMUM VALUE OF INPUT VOLTAGE

A3: MAXIMUM VALUE Vmax

A4: MINIMUM VALUE Vmin

A5: ARTIFICIAL DC BUS VOLTAGE

A6: INPUT VOLTAGE PHASE

A7: 360 DEGREES

A8: 0 DEGREE

A9: INTERVAL

[FIG. 4]

A1: INTERVAL 1, ENLARGED

A2: INTERVAL 1

[FIG. 5]

A1: CARRIER WAVE

A2: VOLTAGE COMMAND

A3: INTER-OUTPUT LINE VOLTAGE

[FIG. 6]

1: THREE-PHASE POWER SOURCE

2: INPUT FILTER

3: BIDIRECTIONAL SWITCH GROUP 3 AND PWM CYCLOCONVERTER

CONTROL UNIT 9

L1 TO L3: LOAD

11: THYRISTOR INPUT FILTER

12: THYRISTOR

L4: THYRISTOR LOAD

13: PWM CONVERTER INPUT FILTER

14: PWM CONVERTER

15: INVERTER

L5: INVERTER LOAD

[FIG. 7]

A1: PHASE VOLTAGE (IDEAL VALUE)

A2: PHASE VOLTAGE (ACTUAL VOLTAGE VALUE)

A3: INTERVAL

[FIG. 8]

A1: PHASE VOLTAGE (IDEAL VALUE)

A2: PHASE VOLTAGE (ACTUAL VOLTAGE VALUE)

A3: INTERVAL

[FIG. 9]

A1: PHASE VOLTAGE (IDEAL VALUE)

A2: PHASE VOLTAGE (ACTUAL VOLTAGE VALUE)

A3: ARTIFICIAL DC BUS VOLTAGE

A4: INTERVAL

[FIG. 10]

A1: UPPER LIMIT VOLTAGE VALUE

A2: LOWER LIMIT VOLTAGE VALUE

A3: INTERVAL

5: INPUT VOLTAGE VALUE

[FIG. 11]

A1: UPPER LIMIT VOLTAGE VALUE

A2: LOWER LIMIT VOLTAGE VALUE

A3: INTERVAL

5: INPUT VOLTAGE VALUE

[FIG. 12]

A1: POWER VOLTAGE

41: INPUT VOLTAGE PHASE DETECTION CIRCUIT

42: ARTIFICIAL DC BUS VOLTAGE DETECTION CIRCUIT

43: INPUT VOLTAGE EFFECTIVE VALUE DETECTION CIRCUIT

44: IDEAL INPUT VOLTAGE CALCULATOR

45: INPUT VOLTAGE UPPER AND LOWER LIMIT CALCULATOR

46: VOLTAGE VALUE COMPARATOR

47: INPUT VOLTAGE ABNORMALITY DETECTION CIRCUIT

5: INPUT VOLTAGE VALUE

6: INPUT VOLTAGE PHASE

9: POWER VOLTAGE ABNORMAL SIGNAL

[FIG. 13]

A1: POWER VOLTAGE

41: INPUT VOLTAGE PHASE DETECTION CIRCUIT

42: ARTIFICIAL DC BUS VOLTAGE DETECTION CIRCUIT

5: INPUT VOLTAGE VALUE

6: INPUT VOLTAGE PHASE

[FIG. 14]

A1: START

A2: INTERVAL

A3: END

A4: PHASE VOLTAGE

[FIG. 15]

122: POWER VOLTAGE DETECTOR

123: CONTROLLER

124: GATE SIGNAL SYNTHESIZER

125: GATE DRIVER


130: INPUT VOLTAGE INFORMATION DETECTOR

150: PROTECTION GATE SIGNAL GENERATOR

A1: POWER VOLTAGE INSTANTANEOUS VALUE


A2: POWER VOLTAGE PHASE

A3: OUTPUT VOLTAGE COMMAND



7.00

Eiji YAMAMOTO, et al.
METHOD AND APPARATUS FOR...
June 16, 2006
Darryl Mexic 202-293-7060
Q95326
1 of 15




入力電源電圧位相,大きさ検出器4の詳細図

Eiji YAMAMOTO, et al. METHOD AND APPARATUS FOR... June 16, 2006


Darryl Mexic Q95326 2 of 15

202-293-7060




17.9

Eiji YAMAMOTO, et al.
METHOD AND APPARATUS FOR...
June 16, 2006
Darryl Mexic 202-293-7060
Q95326
3 of 15




Eiji YAMAMOTO, et al.
METHOD AND APPARATUS FOR...
June 16, 2006
Darryl Mexic 202-293-7060
Q95326
4 of 15 202-293-7060



Hg.5

Eiji YAMAMOTO, et al.
METHOD AND APPARATUS FOR...
June 16, 2006
Darryl Mexic 202-293-7060
Q95326
5 of 15



H.9. 6








Fig 7

Eiji YAMAMOTO, et al.
METHOD AND APPARATUS FOR...
June 16, 2006
Darryl Mexic 202-293-7060
Q95326
7 of 15




F19. 6


Eiji YAMAMOTO, et al.
METHOD AND APPARATUS FOR...
June 16, 2006
Darryl Mexic 202-293-7060
Q95326
8 of 15




Eiji YAMAMOTO, et al.
METHOD AND APPARATUS FOR...
June 16, 2006
Darryl Mexic 202-293-7060
Q95326
9 of 15



Eiji YAMAMOTO, et al.
METHOD AND APPARATUS FOR...
June 16, 2006
Darryl Mexic 202-293-7060
Q95326
10 of 15



Eiji YAMAMOTO, et al.
METHOD AND APPARATUS FOR...
June 16, 2006
Darryl Mexic 202-293-7060
Q95326
11 of 15 202-293-7060



Eiji YAMAMOTO, et al.
METHOD AND APPARATUS FOR...
June 16, 2006
Darryl Mexic 202-293-7060
Q95326
12 of 15






Fig. 13

Eiji YAMAMOTO, et al.
METHOD AND APPARATUS FOR...
June 16, 2006
Darryl Mexic 202-293-7060
Q95326
13 of 15

Fig. 14



Eiji YAMAMOTO, et al.
METHOD AND APPARATUS FOR...
June 16, 2006
Darryl Mexic 202-293-7060
Q95326
14 of 15



Eiji YAMAMOTO, et al.

METHOD AND APPARATUS FOR...
June 16, 2006
Darryl Mexic 202-293-7060
Q95326
15 of 15